

A NEW CMOS FIRST GENERATION CURRENT CONVEYOR CCI

DRAGOI, B[eniamin]

Abstract: This paper presents a new and improved first generation current conveyor (CCI). The proposed circuit is based on a CMOS translinear loop and self-cascode current mirrors. The principle of the circuit is analysed. PSpice simulation results for the proposed circuit in 0.3µm CMOS technology are given to verify the theoretical analysis.

Key words: current conveyor, self-cascode mirror, CMOS

1. INTRODUCTION

Since 1968 when Sedra first published CCI, current conveyor based circuits have received lots of attention in analog signal processing applications, such as filter (Yamacli et al., 2008) function generator (Minhaj, 2009), impedance function synthesis (Yuce, 2008), etc. (Di Carlo et al., 2009). CCs are unity-gain amplifiers widely used by analog designers, in particular because they offer a number of advantages, such as better linearity, wider bandwidth, and design flexibility over conventional voltage-mode active devices.

Several types of CC exist covering first, second (CCII) and third generation (CCIII). Whilst CCII is considered the most versatile and used CC, the first generation CCI is well known for its simplicity.

The definition matrix (1) along with the impedance levels (Tab.1) presents the main characteristics of the ideal CCI (CCI+ and CCI-). The CCI symbol and CMOS structure are given in Fig. 1 and Fig. 2. A good CCI structure must provide several features: very low X input impedance, very high Y and Z impedance, unity voltage and current gains between ports, large dynamic input and output current and voltage ranges. The typical CMOS structure (Fig.1) is a class AB current is a class AB current conveyor that offers the advantages of high dynamic range, wide bandwidth and non-slew rate limited performance. Due to the low quality of the simple current mirror (CM) this CCI structure assures moderate performances in respect of input/output impedance.

Several papers present AB class current conveyors using improved current mirrors: cascode mirror (Minaei, 2003), high-swing mirror (Calvo et al., 2003), low voltage self-cascode (Kaur et al., 2008), etc.

$$\begin{bmatrix} I_Y \\ V_X \\ I_Z \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_Z \end{bmatrix} \quad (1)$$

Node (CCI)	Impedance Level
X	0
Y	∞
Z	∞

Tab.1. CCI impedance levels




Fig. 1. CCI symbol




Fig. 2. Typical CMOS CCI+ structure

The purpose of this paper is to propose and analyse a new AB class CCI structure based on self-cascode mirrors (SCCM). This structure improves input/output impedances without affecting voltage dynamic ranges.

2. NEW SELF-CASCODE CCI

The proposed circuit is given in Fig.3 and based on 6 SCCMs (Fujimori, 1999). A well-designed SCCM assures output resistance similar to that of the cascode mirror but output voltage similar to the simple CM (Dragoi, 2010).




Fig. 3. New self-cascode CCI+

CCI+ new	W[µm]	L[µm]
T ₁ , T ₂	26	3.3
T ₃ , T ₄ , T _N	68.4	1
T _{3A} , T _{4A} , T _{NA}	3.8	0.65
T ₅ , T ₆	10.2	2.8
T ₇ , T ₈ , T _P	96	0.55
T _{7A} , T _{8A} , T _{PA}	32	3.4

Tab.2. W and L sizes for self-cascode CCI+

Input and output resistances:

$$R_X \cong \left(\frac{g_{ds2}g_{m4} + g_{ds4}g_{ds4A} + g_{ds1}g_{m3} + g_{ds3}g_{ds3A}}{g_{m2}g_{m4}g_{m4A}} \parallel \frac{g_{m1}g_{m2}g_{m3}}{g_{ds5}g_{m7} + g_{ds7}g_{ds7A}} \right) \parallel \left(\frac{g_{ds6}g_{m8} + g_{ds8}g_{ds8A}}{g_{m5}g_{m6}g_{m7}} + \frac{g_{m6}g_{m8}g_{m8A}}{g_{ds7}g_{ds7A}} \right) \quad (2)$$

$$R_Y \cong \frac{g_{m3}}{g_{ds3}g_{ds3A}} \parallel \frac{g_{m7}}{g_{ds7}g_{ds7A}} \quad (3)$$

$$R_Z \cong g_{mN}r_{oN}r_{oNA} \parallel g_{mP}r_{oP}r_{oPA} \quad (4)$$

All the transistors must be designed to work in saturation and for a standard 0.35 μ m CMOS technology the pMOS transistors must be sized using short channel effect (SCE) (Zeki&Kuntman, 2000) and nMOS transistors using reverse short channel effect (RSCE) (Dragoi, 2010). Tab. 2 shows W and L sizes for all transistors.

3. SIMULATION RESULTS

The circuit was designed and simulated in 0.35 μ m CMOS technology using a PSpice simulator. Power supplies of ± 2.5 V and of the sizes in Tab. 2 give a self-bias current of 55 μ A. This table shows the input and output impedances, voltage and current gains, bias currents and active areas for the proposed CCI+ and for a typical CCI+. For almost the same active area the new CCI provides the same input resistance on port X but the bias current is halved. There are good improvements in respect of input impedance on port Y – 13.5 times and output impedance on port Z – 8 times. Current gains β and γ errors are reduced from 0.7% to 0.11%. Voltage gain α is reduced from 0.72% to 0.38%.

Fig.4 shows input and output impedance for both the new CCI+ and a typical CCI+.

	CCI+ new	CCI+ Typical	
Technology	CMOS 0.35 μ m, ± 2.5 V		
Active area	926	881	μm^2
Bias current	55	110	μA
R_x	20.02	19.12	Ω
R_y	6.86	0.507	M Ω
R_z	10.89	1.36	M Ω
$V_X/V_Y (\alpha)$	0.9962	0.9928	
$I_Z/I_X (\beta)$	1.0011	1.007	
$I_Y/I_X (\gamma)$	0.9989	0.993	
C_y	105	130	fF
C_z	85	55	fF

Tab. 3. New CCI+ versus typical CCI+ performances




Fig. 4. Input/output impedances for new and typical CCI+




Fig. 5. Input voltage tracking error between ports Y and X

Fig. 5 presents the voltage tracking error between Y and X. It can be seen that the input voltage range is almost the same for the new CCI as for the typical CCI based on CM.

4. CONCLUSION

This paper has presented a novel CCI structure based on self-cascode current mirror. The results show that the proposed circuit improves performances in respect of input/output impedances and voltage/current gains maintaining large dynamic voltage ranges.

5. REFERENCES

- Calvo, B.; Celma, S.; Martinez, P.A.; Sanz, M.T. (2003). High-Speed High-Precision CMOS Current Conveyor. *Analog Integrated Circuits and Signal Processing*, 36, pp.235–238, Kluwer Academic Publishers
- Di Carlo, C.; De Marcellis, A.; Stornelli, V.; Ferri, G. Tiberio, D. (2009). A novel LV LP CMOS internal topology of CCII+ and its application in current-mode integrated circuits. *Proceedings of Research in Microelectronics and Electronics, PRIME 2009. Ph.D.* pp.132 – 135, ISBN 978-1-4244-3733-7, 12-17 July 2009, Cork
- Dragoi, B. (2010). *Researches concerning the design of CMOS integrated sinusoidal oscillators*. Editura Politehnica, ISBN 978-606-554-105-4, Timisoara, Romania
- Fujimori, I. (1999). Low Voltage Self Cascode Current Mirror, *United States Patent*, Patent Number: 5,966,005, Oct. 12.
- Kaur, J.; Prakash, N.; Rajput, S.S. (2008). Low voltage high performance self cascode CCII. *Proceeding of the IEEE International Multitopic Conference, 2008. INMIC 2008.* pp.7-11, ISBN 978-1-4244-2823-6, 23-24 Dec, Karachi
- Minaei, S. (2003). A new high performance CMOS third generation current conveyor (CCIII) and its application. *Electrical Engineering* 85. Pp.147–153, Springer-Verlag
- Minhaj, N. (2009). Multioutput current-controlled current conveyor-based function generator. *Proceedings of the Conference ACT '09.* pp.424 – 427, ISBN 978-1-4244-5321-4, 28-29 Dec. 2009, Trivandrum, Kerala
- Yamacli, S.; Ozcan, S.; Kuntman, H. (2008). Resistorless tunable KHN-filter in current mode with CCCII and grounded capacitors. *Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008.* Pp.324-327, ISBN 978-1-4244-2181-7, Aug. 31 2008-Sept. 3 2008, St. Julien's
- Yuce, E. (2008). Negative impedance converter with reduced nonideal gain and parasitic impedance effects. *IEEE Transactions on Circuits and Systems I: Regular Papers.* Vol. 55, Issue 1, pp.276-283, ISSN 1549-8328
- Zeki, A.; Kuntman, H. (2000). High-linearity Low-Voltage self-cascode class AB CMOS current output stage. *Proceeding of the IEEE International Symposium on Circuits and Systems, ISCAS 2000,* pp.257-260 vol.4, ISBN 0-7803-5482-6, 28-31 May 2000, Geneva